## LA76850 <br> Monolithic Linear IC <br> Black \& White Television IC

## Overview

LA76850 is a Black \& White Television IC.

## Functions

- I ${ }^{2}$ C Bus Control VIF/SIF/Y/Deflection/Implemented in a Single Chip


## Specifications

Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{8}$ max |  | 7.0 | V |
|  | $V_{27}$ max |  | 7.0 | V |
| Maximum supply current | 116 max |  | 14 | V |
|  | $\mathrm{l}_{20}$ max |  | 35 | V |
| Allowable power dissipation | Pd max | $\mathrm{Ta} \leq 65^{\circ} \mathrm{C}$ * | 1.1 | mW |
| Operating temperature | Topg |  | -10 to +65 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Provided with a glass epoxy board ( $114.3 \times 76.1 \times 1.6 \mathrm{~mm}$ )

Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Recommended supply voltage | $\mathrm{V}_{8}$ |  | 5.0 | V |
|  | $\mathrm{~V}_{27}$ |  | 5.0 | V |
| Recommended supply current | $\mathrm{I}_{16}$ |  | mA |  |
|  | $\mathrm{I}_{20}$ |  | mA |  |
| Operating supply voltage range | $\mathrm{V}_{8} \mathrm{op}$ |  | 29 | V |
|  | $\mathrm{~V}_{27} \mathrm{op}$ |  | 4.7 to 5.3 | V |
| Operating supply current range | $\mathrm{I}_{16} \mathrm{op}$ |  | 4.7 to 5.3 | V |
|  | $\mathrm{I}_{20} \mathrm{op}$ |  | 7 to 11 | mA |

$\square$ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

LA76850
Electrical Characteristics $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CCL}}=\mathrm{V}_{8}=\mathrm{V}_{27}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{CC}}=\mathrm{I}_{16}=9 \mathrm{~mA}, \mathrm{I}_{\mathrm{CC}}=\mathrm{I}_{20}=27 \mathrm{~mA}$


LA76850
Continued from preceding page.

| Parameter | Symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [AUDIO block] |  |  |  |  |  |  |
| Maximum gain | AGMAX | 1kHz500mVrms | -2.0 | 0.5 | +3.0 | dB |
| Variable range | ARANGE |  | 60 | 74 |  | dB |
| Frequency characteristics | AF | 20 kHz | -3.0 | 0.0 | 3.0 | dB |
| Mute | AMUTE | 20 kHz | 70 |  |  | dB |
| Distortion | ATHD | 1kHz, 500 mVrms , Vol: MAX |  |  | 0.5 | \% |
| S/N | ASN | DIN. Audio | 65 | 73 |  | dB |
| Crosstalk | ACT | 1kHz | 70 |  |  | dB |
| [Video block] |  |  |  |  |  |  |
| Video signal input 1DC voltage | $\mathrm{V}_{\text {IN }} 1 \mathrm{DC}$ |  | 2.2 | 2.5 | 2.8 | V |
| Video signal input 1AC voltage | $\mathrm{V}_{\text {IN }}{ }^{1 \mathrm{AC}}$ |  |  | 1 |  | Vp-p |
| Video overall gain <br> (Contrast max) | CONT127 |  | 12.0 | 14.0 | 16.0 | dB |
| Contrast adjustment characteristics (Normal/max) | CONT63 |  | -6.5 | -5.0 | -3.5 | dB |
| Contrast adjustment characteristics (Min/max) | CONTO |  | -18.0 | -15.0 | -12.0 | dB |
| Video frequency <br> Characteristics 1 NTSC | BW1 | $1.8 \mathrm{MHz} / 100 \mathrm{kHz}$ <br> Filter sys $=0000$ | -6.0 | -3.0 | 0.0 | dB |
| Video frequency characteristics 2 PAL | BW2 | $2.2 \mathrm{MHz} / 100 \mathrm{kHz}$ <br> Filter sys $=0010$ | -6.0 | -3.0 | 0.0 | dB |
| Chroma trap amount PAL | CtrapP |  | -36.0 | -26.0 | -22.0 | dB |
| Chroma trap amount NTSC | CtrapN |  | -36.0 | -26.0 | -22.0 | dB |
| DC transmission amount | ClampG1 |  | 95.0 | 100.0 | 105.0 | \% |
| Sharpness variability range (trap 2 mid) (trap 2 max) (trap 2 min) | Sharp32T2 | $\mathrm{F}=2.7 \mathrm{MHz}$, FILTER SYS $=0010$ | 5.0 | 8.0 | 11.0 | dB |
|  | Sharp63T2 | $\mathrm{F}=2.7 \mathrm{MHz}$, FILTER SYS $=0010$ | 8.5 | 11.5 | 13.5 | dB |
|  | Sharp0T2 | $\mathrm{F}=2.7 \mathrm{MHz}$, FILTER SYS $=0010$ | -6.5 | -3.5 | -0.5 | dB |
|  | Sharp63T5 | $\begin{aligned} & \mathrm{F}=3.0 \mathrm{MHz}, \text { FILTER } \mathrm{SYS}=0000 \\ & Y \text { APF }=1 \end{aligned}$ | 8.5 | 11.5 | 13.5 | dB |
|  | Sharp0T5 | $\begin{aligned} & \mathrm{F}=3.0 \mathrm{MHz} \text {, FILTER SYS }=0000 \\ & \mathrm{Y} \text { APF }=1 \end{aligned}$ | -6.5 | -3.5 | -0.5 | dB |
| Y gamma effective point 1 | YG1 | YGAMMA $=01$ | 89.0 | 93.0 | 97.0 | \% |
| Y gamma effective point 2 | YG2 | YGAMMA $=10$ | 85.0 | 89.0 | 93.0 | \% |
| Y gamma effective point 3 | YG3 | YGAMMA $=11$ | 80.0 | 84.0 | 88.0 | \% |
| Horizontal/vertical blanking output level | RGBBLK |  | 0.1 | 0.4 | 0.7 | V |
| [OSD block] |  |  |  |  |  |  |
| OSD Fast SW threshold | FSTH |  | 0.7 | 0.9 | 1.1 | V |
| OSD output level | OSDH | $\begin{aligned} & \text { Digital osd = } 1 \\ & \text { Osd cont = } 63 \end{aligned}$ | 140 | 175 | 210 | IRE |
| [RGB output (cutoff drive) block] |  |  |  |  |  |  |
| Brightness control (Normal) | BRT63 |  | 2.3 | 2.8 | 3.3 | V |
| Brightness control (Normal-H) | BRT63H |  | 3.0 | 3.3 | 3.6 | V |
| Hi brightness (max) | BRT127 |  | 20 | 25 | 30 | IRE |
| Low brightness (min) | BRT0 |  | -30 | -25 | -20 | IRE |
| Bright control Resolution | Vbiassns |  |  | 16 |  | $\begin{aligned} & \mathrm{mV} \\ & \text { /Bit } \end{aligned}$ |
| Sub-bias control Resolution | Vsbiassns |  |  | 7 |  | $\begin{gathered} \mathrm{mV} \\ \text { /Bit } \\ \hline \end{gathered}$ |

LA76850
Continued from preceding page.

| Parameter | Symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [Deflection block] |  |  |  |  |  |  |
| Horizontal free-running frequency | FH |  | 15500 | 15670 | 15900 | Hz |
| Horizontal pull-in range | fH PULL |  | $\pm 400$ |  |  | Hz |
| Horizontal output pulse width | Hduty |  | 36.1 | 37.6 | 39.1 | $\mu \mathrm{s}$ |
| Horizontal output pulse saturation voltage | $V$ Hsat |  | 0 | 0.2 | 0.4 | V |
| Vertical free-running cycle 50 | VFR50 |  | 312.0 | 312.5 | 313.0 | H |
| Vertical free-running cycle 60 | VFR60 |  | 262.0 | 262.5 | 263.0 | H |
| Horizontal output pulse phase | HPHCENpal |  | 9.5 | 10.5 | 11.5 | $\mu \mathrm{s}$ |
| Horizontal output pulse phase | HPHCENnt |  | 9.5 | 10.5 | 11.5 | $\mu \mathrm{s}$ |
| Horizontal position adjustment range | HPHrange | 5bit |  | $\pm 2.4$ |  | $\mu \mathrm{s}$ |
| Horizontal position adjustment maximum variability width | HPHstep |  |  |  | 350.0 | ns |
| Horizontal blanking left @ | BLKLO | BLKL:000 | 7500 | 8300 | 9100 | ns |
| Horizontal blanking left @ | BLKL7 | BLKL:111 | 10800 | 11600 | 12400 | ns |
| Horizontal blanking right @0 | BLKR0 | BLKR:000 | 1800 | 2600 | 3400 | ns |
| Horizontal blanking right @7 | BLKR7 | BLKR:111 | -1100 | -300 | 500 | ns |
| Sand castle pulse crest value H | SANDH |  | 5.3 | 5.6 | 5.9 | V |
| Sand castle pulse crest value M1 | SANDM1 |  | 3.7 | 4.0 | 4.3 | V |
| Sand castle pulse crest value M2 | SANDM2 |  | 1.7 | 2.0 | 2.3 | V |
| Sand castle pulse crest value L | SANDL |  | 0.1 | 0.4 | 0.7 | V |
| Burst gate pulse width | BGPWD |  | 2.5 | 3.0 | 3.5 | $\mu \mathrm{s}$ |
| Burst gate pulse phase | BGPPH |  | 4.9 | 5.4 | 5.9 | $\mu \mathrm{s}$ |
| Horizontal output stop voltage | Hstop |  | 3.30 | 3.60 | 3.90 | V |
| <Vertical screen size adjustment> |  |  |  |  |  |  |
| Vertical ramp output amplitude PAL@64 | Vspal64 | VSIZE: 1000000 | 0.85 | 0.95 | 1.05 | Vp-p |
| Vertical ramp output amplitude NTSC@64 | Vsnt64 | VSIZE: 1000000 | 0.85 | 0.95 | 1.05 | Vp-p |
| Vertical ramp output amplitude PAL@0 | Vspalo | VSIZE: 0000000 | 0.41 | 0.51 | 0.61 | Vp-p |
| Vertical ramp output amplitude NTSC@0 | vsnt0 | VSIZE: 0000000 | 0.41 | 0.51 | 0.61 | Vp-p |
| Vertical ramp output amplitude PAL@127 | Vspal127 | VSIZE: 1111111 | 1.15 | 1.30 | 1.45 | Vp-p |
| Vertical ramp output amplitude NTSC@127 | Vspal127 | VSIZE: 1111111 | 1.15 | 1.30 | 1.45 | Vp-p |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| <High-voltage dependent vertical size correction> |  |  |  |  |  |  |
| Vertical size correction @0 | Vsizecomp | VCOMP: 000 | 0.89 | 0.93 | 0.97 | ratio |
| <Vertical screen position adjustment> |  |  |  |  |  |  |
| Vertical ramp DC voltage PAL@32 | Vdcpal32 | VDC: 100000 | 2.25 | 2.40 | 2.55 | Vdc |
| Vertical ramp DC voltage NTSC@32 | Vdent32 | VDC: 100000 | 2.25 | 2.40 | 2.55 | Vdc |
| Vertical ramp DC voltage PAL@0 | Vdcpalo | VDC: 000000 | 1.85 | 2.00 | 2.15 | Vdc |
| Vertical ramp DC voltage NTSC@0 | Vdcpalo | VDC: 000000 | 1.85 | 2.00 | 2.15 | Vdc |
| Vertical ramp DC voltage PAL@63 | Vdcpal63 | VDC: 111111 | 2.65 | 2.80 | 2.95 | Vdc |
| Vertical ramp DC voltage NTSC@63 | Vdcpal63 | VDC:111111 | 2.65 | 2.80 | 2.95 | Vdc |
| Vertical linearity @16 | Vlin16 | VLIN: 10000 | 0.85 | 1.00 | 1.15 | ratio |
| Vertical linearity @0 | Vlin0 | VLIN: 00000 | 1.17 | 1.32 | 1.47 | ratio |
| Vertical linearity @31 | Vlin31 | VLIN: 11111 | 0.57 | 0.72 | 0.87 | ratio |
| Vertical S-shaped correction @16 | Vscor16 | VSC: 10000 | 0.75 | 0.90 | 1.05 | ratio |
| Vertical S-shaped correction @0 | Vscor0 | VSC: 00000 | 1.08 | 1.23 | 1.38 | ratio |
| Vertical S-shaped correction @31 | Vscor31 | VSC: 11111 | 0.49 | 0.64 | 0.79 | ratio |

## Package Dimensions

unit: mm
3170A


## Application Circuit Example



Test Conditions $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{8}=\mathrm{V}_{31}=\mathrm{V}_{43}=5.0 \mathrm{~V}, 1_{18}=19 \mathrm{~mA}, \mathrm{I}_{\mathrm{CC}}=125=27 \mathrm{~mA}$

| Parameter | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [Circuit voltage, current] |  |  |  |  |  |
| RGB supply voltage (pin 20) | $\mathrm{V}_{20}$ | 20 | No signal | Apply a current of 27 mA to pin 20 and measure the voltage at pin 20. | Initial |
| RGB supply voltage (pin 16) | $\mathrm{V}_{16}$ | $(16$ | No signal | Apply a current of 19 mA to pin 16 and measure the voltage at pin 16. | Initial |
| IF supply current (pin 8) | $\begin{gathered} \mathrm{I}_{8} \\ \left(\mathrm{CDDI}_{\mathrm{CC}}\right) \end{gathered}$ | 8 | No signal | Apply a voltage of 5.0 V to pin 8 and measure the incoming DC current (mA). <br> (IF AGC 2.5 V applied) | Initial |
| Video/vertical supply current (pin 27) | $\begin{gathered} \mathrm{I}_{27} \\ \left(\mathrm{DEFI} \mathrm{CCC}^{2}\right. \end{gathered}$ | 27 | No signal | Apply a voltage of 5.0 V to pin 27 and measure the incoming DC current (mA). | Initial |

## VIF Block Input Signals

1. Input signals must all be input to the PIF IN (pin 6) in the Test Circuit.
2. All input signal voltage values are the levels at the VIF IN (pin 6) in the Test Circuit.
3. Signal contents and signal levels
4. Bus conditions: VIF SYS = "01", S.TRAP.SW = "1", OVER.MOD.SW = "0"

| Input signal | Waveform | Conditions |
| :---: | :---: | :---: |
| SG1 |  | 38.9 MHz |
| SG2 |  | 34.47 MHz |
| SG3 |  | 33.4 MHz |
| SG4 |  | Frequency variable |
| SG5 |  | 38.9 MHz <br> 87.5\% Video Mod. <br> 10-stairstep wave <br> (Subcarrier: 4.43MHz) |
| SG6 |  | $\begin{aligned} & 38.9 \mathrm{MHz} \\ & \mathrm{fm}=15 \mathrm{kHz}, \mathrm{AM}=78 \% \end{aligned}$ |
| SG7 |  | $38.9 \mathrm{MHz}, 80 \mathrm{~dB} \mu$ <br> 87.5\% Video Mod. <br> 50IRE Luma <br> (Carrier: variable) |

VIF Block Test Conditions

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum RF AGC voltage | VRFH | 4 | $\begin{aligned} & \hline \text { SG1 } \\ & 80 \mathrm{~dB} \mu \\ & \hline \end{aligned}$ | Measure the DC voltage at pin 4. | RF.AGC $=$ "000000" |
| Minimum RF AGC voltage | VRFL | 4 | SG1 <br> 80dB $\mu$ | Measure the DC voltage at pin 4. | RF.AGC = "111111" |
| RF AGC Delay Pt (@DAC = 0) | RFAGC0 | 4 | SG1 | Obtain the input level at which the DC voltage at pin 4 becomes 4.5 V . | RF.AGC $=$ "000000" |
| RF AGC Delay Pt (@DAC = 63) | RFAGC63 | 4 | SG1 | Obtain the input level at which the DC voltage at pin 4 becomes 4.5 V . | RF.AGC = "111111" |
| Input sensitivity | Vi | 29 | SG6 | Using an oscilloscope, observe the level at pin 29 and obtain the input level at which the waveform's p-p value becomes 1.4 Vp -p. |  |
| No-signal video output voltage | VOn | 29 | No signal | Set IF AGC = "1" and measure the DC voltage at pin 29. |  |
| Sync signal tip level | VOtip | 29 | $\begin{aligned} & \text { SG1 } \\ & 80 \mathrm{~dB} \mu \end{aligned}$ | Measure the DC voltage at pin 29. |  |
| Video output amplitude | vo | 29 | $\begin{aligned} & \text { SG6 } \\ & 80 \mathrm{~dB} \mu \\ & \hline \end{aligned}$ | Using an oscilloscope, observe the level at pin 29 and measure the waveform's $p-p$ value. |  |
| Video S/N | S/N | 29 | $\begin{aligned} & \hline \text { SG1 } \\ & 80 \mathrm{~dB} \mu \end{aligned}$ | Measure the noise voltage (Vsn) at pin 29 with an RMS voltmeter through a 10 kHz to 5.0 MHz bandpass filter and calculate $20 \log$ ( $1.43 / \mathrm{Vsn}$ ). |  |
| C-S beat level | IC-S | 29 | $\begin{aligned} & \text { SG1 } \\ & \text { SG2 } \\ & \text { SG3 } \end{aligned}$ | Input a $80 \mathrm{~dB} \mu \mathrm{SG} 1$ signal and measure the DC voltage (V3) at pin 3. Mix SG1 $=74 \mathrm{~dB} \mu$, SG2 $=$ $64 \mathrm{~dB} \mu$, and SG3 $=64 \mathrm{~dB} \mu$ to enter the mixture in the VIF IN. Apply V3 to pin 3 from an external DC power supply. Using a spectrum analyzer, measure the difference between pin 29's <br> 4.43 MHz component and 1.07 MHz component. |  |
| Differential gain | DG | 29 | $\begin{aligned} & \text { SG5 } \\ & \text { 80dB } \mu \end{aligned}$ | Using a vector scope, measure the level at Pin 29. |  |
| Differential phase | DP | 29 | $\begin{aligned} & \hline \text { SG5 } \\ & 80 \mathrm{~dB} \mu \end{aligned}$ | Using a vector scope, measure the level at Pin 29. |  |
| Maximum AFT output voltage | VAFTH | 10 | $\begin{aligned} & \text { SG4 } \\ & \text { 80dB } \mu \end{aligned}$ | Set and input the SG4 frequency to 37.9 MHz to be input. Measure the DC voltage at pin 10 at that moment. |  |
| Minimum AFT output voltage | VAFTL | 10 | $\begin{aligned} & \text { SG4 } \\ & \text { 80dBuz } \end{aligned}$ | Set and input the SG4 frequency to 39.9 MHz to be input. Measure the DC voltage at pin 10 at that moment. |  |
| AFT detection sensitivity | VAFTS | $\begin{array}{\|l\|} \hline 10 \\ \hline \end{array}$ | $\begin{aligned} & \text { SG4 } \\ & \text { 80dB } \mu z \end{aligned}$ | Adjust the SG4 frequency and measure frequency deviation $\Delta f$ when the DC voltage at pin 10 changes from 1.5 V to 3.5 V . $\text { VAFTS }=2000 / \Delta \mathrm{f}[\mathrm{mV} / \mathrm{kHz}]$ |  |

Continued on next page.

LA76850
Continued from preceding page.

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| APC pull-in range (U), (L) | fPU, fPL | $\begin{array}{\|l\|} \hline 29 \\ \hline \end{array}$ | $\begin{aligned} & \text { SG4 } \\ & 80 \mathrm{~dB} \mu \end{aligned}$ | Connect an oscilloscope to pin 29 and adjust the SG4 frequency to a frequency higher than 38.9 MHz to bring the PLL into unlocked mode. (A beat signal appears.) Lower the SG4 frequency and measure the frequency at which the PLL locks again. In the same manner, adjust the SG4 frequency to a lower frequency to bring the PLL into unlocked mode. Higher the SG4 frequency and measure the frequency at which the PLL locks again. |  |
| $\begin{aligned} & \text { NT Trap1 ( } 4.5 \mathrm{MHz} \text { ), } \\ & 2 \text { ( } 4.8 \mathrm{MHz} \text {, } \end{aligned}$ | NTR1 <br> NTR2 | 29 | SG7 | Determine the output level difference between carrier frequencies of $1 \mathrm{Mhz}, 4.5 \mathrm{MHz}$ and 4.8 MHz . (Reference:1MHz) | SIF.SYS = "00" |
| $\begin{aligned} & \text { BG Trap1 ( } 5.5 \mathrm{MHz} \text { ), } \\ & 2(5.85 \mathrm{MHz}) \end{aligned}$ | BTR1 <br> BTR2 | 29 | SG7 | Determine the output level difference between carrier frequencies of $1 \mathrm{Mhz}, 5.5 \mathrm{MHz}$ and 5.85 MHz . (Reference: 1 MHz ) | SIF.SYS = "01" |
| $\begin{aligned} & \text { I Trap1 (6.0MHz) } \\ & 2 \text { (6.55MHz) } \end{aligned}$ | $\begin{aligned} & \text { ITR1 } \\ & \text { ITR2 } \end{aligned}$ | 29 | SG7 | Determine the output level difference between carrier frequencies of $1 \mathrm{MHz}, 6.0 \mathrm{MHz}$ and 6.55 MHz . (Reference: 1 MHz ) | SIF.SYS = "10" |
| DK Trap1 (6.5MHz) | DTR1 | $\begin{array}{\|l\|} \hline 29 \\ \hline \end{array}$ | SG7 | Determine the output level difference between carrier frequencies of 1 MHz and 6.5 MHz . <br> (Reference:1MHz) | SIF.SYS = "11" |

## SIF Block (FM block) Input Signals and Test Conditions

Unless otherwise specified, the following conditions apply when each measurement is made.

1. Bus control condition:

IF.AGC.SW = "1", SIF.SYS = "01", DEEM-TC = "0", FM.GAIN = "0", A.MONI.SW = "0", A2.SW = "0"
2. $\mathrm{SW}: \mathrm{IF} 1=$ "ON", $24 \mathrm{pin}=5 \mathrm{~V}$
3. Input signals are input to pin 54 and the carrier frequency is 5.5 MHz .

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FM detection output voltage | SOADJ | 2 | $\begin{aligned} & 90 \mathrm{~dB} \mu, \\ & \mathrm{fm}=400 \mathrm{~Hz}, \\ & \mathrm{FM}= \\ & \pm 30 \mathrm{kHz} \end{aligned}$ | Measure the 400 Hz component (SV1: mVrms) of the FM detection output at pin 2. |  |
| FM limiting sensitivity | SLS | 2 | $\begin{aligned} & \mathrm{fm}=400 \mathrm{~Hz}, \\ & \mathrm{FM}= \\ & \pm 30 \mathrm{kHz} \end{aligned}$ | Measure the input level ( $\mathrm{dB} \mu$ ) at which the 400 Hz component of the FM detection output at pin 2 becomes -3dB relative to SV1. |  |
| FM detection output f characteristics (fm=100kHz) | SF | 2 | $\begin{aligned} & 90 \mathrm{~dB} \mu, \\ & \mathrm{fm}=100 \mathrm{kHz} \\ & \mathrm{FM}= \\ & \pm 30 \mathrm{kHz} \\ & \hline \end{aligned}$ | Set SW: IF1 = "OFF". <br> Measure (SV2: mVrms) the FM detection output of pin 2. Calculate as follows: $\mathrm{SF}=20^{*} \mathrm{LOG}(\mathrm{SV} 1 / \mathrm{SV} 2)[\mathrm{dB}]$ |  |
| FM detection output distortion | STHD | $\square$ | $\begin{aligned} & 90 \mathrm{~dB} \mu, \\ & \mathrm{fm}=400 \mathrm{~Hz}, \\ & \mathrm{FM}= \\ & \pm 30 \mathrm{kHz} \\ & \hline \end{aligned}$ | Measure the distortion factor of the 400 Hz component of the FM detection output at pin 2. |  |
| AM rejection ratio | SAMR | $2$ | $\begin{aligned} & 90 \mathrm{~dB} \mu, \\ & \mathrm{fm}=400 \mathrm{~Hz}, \\ & \mathrm{AM}=30 \% \end{aligned}$ | Measure the 400 Hz component (SV3: mVrms) of the FM detection output at pin 2. <br> Assign the measured value to SV3 and calculate as follows: $\text { SAMR }=20^{*} \log (\mathrm{SV} 1 / \mathrm{SV} 3)[\mathrm{dB}]$ |  |
| SIF.S/N | SSN | $\square$ $2$ | 90dB $\mu$, <br> CW | Measure the noise level (DIN AUDIO, SV4: $\mathrm{mVrms})$ at pin 2. Calculate as follows: SSN=20*log(SV1/SV4) [dB] |  |
| PAL de-emph time constant | SPTC | $2$ | $\begin{aligned} & 90 \mathrm{~dB} \mu, \\ & \mathrm{fm}= \\ & 3.18 \mathrm{KHz} \\ & \mathrm{FM}= \\ & \pm 30 \mathrm{KHz} \\ & \hline \end{aligned}$ | Measure the 3.18 kHz component (SV5: mVrms) of the FM detection output at pin 2 and calculate as follows: $\text { SNTC }=20 * \text { LOG (SV1/SV5) [dB] }$ |  |
| PAL/NT <br> Difference of voltage gain | SGD | $2$ | $\begin{aligned} & \mathrm{fo}=4.5 \mathrm{MHz} \\ & 90 \mathrm{~dB} \mu, \\ & \mathrm{fm}=400 \mathrm{~Hz} \\ & \mathrm{FM}= \\ & \pm 15 \mathrm{KHz} \end{aligned}$ | Measure the 400 Hz component (SV6: mVrms ) of the FM detection output at pin 2 and calculate as follows: $\text { SNTC }=20^{*} \mathrm{LOG}(\mathrm{SV} 1 / \mathrm{SV} 6)[\mathrm{dB}]$ | $\begin{aligned} & \text { SIF.SYS = "00" } \\ & \text { DEEM-TC = "1" } \\ & \text { FM.GAIN = "1" } \end{aligned}$ |
| NT de-emph time constant | SNTC | 2 | $\begin{aligned} & \mathrm{fo}=4.5 \mathrm{MHz} \\ & 90 \mathrm{~dB} \mu, \\ & \mathrm{fm}= \\ & 2.12 \mathrm{kHz} \\ & \mathrm{FM}= \\ & \pm 15 \mathrm{kHz} \end{aligned}$ | Measure the 2.12 kHz component (SV7: mVrms) of the FM detection output at pin 2 and calculate as follows: SNTC = 20*LOG (SV6/SV7) [dB] | $\begin{aligned} & \hline \text { SIF.SYS = "00" } \\ & \text { DEEM-TC = "1" } \\ & \text { FM.GAIN = "1" } \end{aligned}$ |

## LA76850

## Audio Block Input Signals and Test Conditions

Unless otherwise specified, the following conditions apply when each measurement is made.

1. Bus control condition:

AUDIO.MUTE = "0", A.MONI.SW = "0", AUDIO.SW = "1", VOL.FIL = "0", SIF.SYS = "01", IF.AGC.SW = "1"
2. Input $5.5 \mathrm{MHz}, 90 \mathrm{~dB} \mu$ and CW at pin 54 .
3. Enter an input signal from pin 51.

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum gain | AGMAX | 1 | 1 kHz , CW 500 mV rms | Measure the 1 kHz component (V1: mVrms) at the pin 1 and calculate as follows: <br> AGMAX $=20 *$ LOG(V1/500) [dB] | $\begin{aligned} & \text { VOLUME = } \\ & \text { "1111111" } \end{aligned}$ |
| Variable range | ARANGE | 1 | 1 kHz , CW 500 mVrms | Measure the 1 kHz component (V2: mVrms) at the pin 1 and calculate as follows: $\text { ARANGE }=20^{*} \mathrm{LOG}(\mathrm{~V} 1 / \mathrm{V} 2)[\mathrm{dB}]$ | VOLUME = <br> "0000000" |
| Frequency characteristics | AF | 1 | 20kHz, CW <br> 500 mVrms | Measure the 20 kHz component (V3: mVrms) at the pin 1 and calculate as follows: $\mathrm{AF}=20^{*} \log (\mathrm{~V} 3 / \mathrm{V} 1)[\mathrm{dB}]$ | $\begin{aligned} & \text { VOLUME = } \\ & \text { "1111111" } \end{aligned}$ |
| Mute | AMUTE | 1 | 20 kHz , CW <br> 500 mVrms | Measure the 20 kHz component (V4: mVrms) at the pin 1 and calculate as follows: $\text { AMUTE }=20^{*} \log (\mathrm{~V} 3 / \mathrm{V} 4)[\mathrm{dB}]$ | $\begin{aligned} & \hline \text { VOLUME = } \\ & \text { "11111111" } \\ & \text { AUDIO.MUTE = "1" } \end{aligned}$ |
| Distortion | ATHD | 1 | 1kHz, CW 500 mV rms | Measure the distortion of the 1 kHz component at the pin 1. | $\begin{aligned} & \text { VOLUME = } \\ & " 1111111 " \\ & \hline \end{aligned}$ |
| S/N | ASN | 1 | No signal | Measure the noise level (DIN AUDIO, V5: mVrms ) at the pin 1 and calculate as follows: $\mathrm{ASN}=20^{*} \log (\mathrm{~V} 1 / \mathrm{V} 5)[\mathrm{dB}]$ | $\begin{aligned} & \text { VOLUME = } \\ & \text { "1111111" } \end{aligned}$ |
| Crosstalk | ACT | $\square$ | 1 kHz , CW 500 mV rms | Measure the 1 kHz component (V6: mVrms ) at the pin 1 and calculate as follows: $\mathrm{ACT}=20^{*} \mathrm{LOG}(\mathrm{~V} 1 / \mathrm{V} 6)[\mathrm{dB}]$ | $\begin{aligned} & \text { VOLUME = } \\ & \text { "1111111"" } \\ & \text { AUDIO.SW = "0" } \end{aligned}$ |

## Video Block Input Signals

Y IN input signal 100IRE: 714mV
Bus control bit conditions: Initial test state
OIRE signal (L-0): NTSC standard sync signal


XIRE signal (L-X)


CW signal (L-CW)


## BLACK STRETCH OIRE signal (L-BK)



## OSD IN Input signal

OSD Input signal 1 (0-1)


OSD Input signal 2 (0-2)


Video Block Test Conditions

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Video signal input 1DC voltage | $\mathrm{V}_{\text {IN }} 1 \mathrm{DC}$ | 28 | L-100 | Input signals to pin 28 and measure the voltage of the pedestal. | VIDEO SW:1 |
| Video signal input <br> 1 AC voltage | $\mathrm{V}_{\text {IN }}{ }^{1 \mathrm{AC}}$ | 28 |  | Pin 28 recommended input level |  |
| Video overall gain (Contrast max) | CONT127 | 17 | L-50 | Measure the output signal's 50IRE amplitude (CNTHB Vp-p) and calculate CONT127 = 20log (CNTHB/0.357). | CONTRAST: <br> 1111111 |
| Contrast adjustment characteristics (normal/max) | CONT63 | 17 | L-50 | Measure the output signal's 50IRE amplitude (CNTCB Vp-p) and calculate CONT63 = 20log (CNTCB/0.357). | CONTRAST: <br> 0111111 |
| Contrast adjustment characteristics (min/max) | CONTO |  | L-50 | Measure the output signal's 50IRE amplitude (CNTLB Vp-p) and calculate CONT0 $=20 \log (C N T L B / 0.357)$. | CONTRAST: <br> 0000000 |
| Video frequency Characteristics 1 (NTSC) | BW1 | $\square$ | L-CW | With the input signal's continuous Wave $=100 \mathrm{kHz}$, measure the output signal's continuous wave amplitude (PEAKDC Vp-p). With the input signal's continuous wave $=1.8 \mathrm{MHz}$, measure the output signal's continuous wave amplitude (CW1.8 Vp-p). Calculate BW1 = 20Log (CW1.8/PEAKDC). | FILTER SYS: 0000 SHARPNESS: 000000 |
| Video frequency <br> Characteristics 2 <br> (PAL) | BW2 | 17 | L-CW | With the input signal's continuous wave $=2.2 \mathrm{MHz}$, measure the output signal's continuous wave amplitude (CW2.2 Vp-p). Calculate BW2 = 20Log (CW2.2/PEAKDC). | FILTER SYS: 0010 SHARPNESS: 000000 |
| Chroma trap amount PAL | CtraPP | 17 | L-CW | With the input signal's continuous wave $=4.43 \mathrm{MHz}$, measure the output signal's continuous wave amplitude (FOP Vp-p). Calculate CtraP = 20Log (FOP/PEAKDC). | FILTER SYS: 010 <br> Sharpness: 000000 |
| Chroma trap amount NTSC | CtraPN | 17 | L-CW | With the input signal's continuous wave $=3.58 \mathrm{MHz}$, measure the output signal's continuous wave amplitude (FON Vp-p). Calculate CtraN = 20Log (FON/PEAKDC). | FILTER SYS: 000 <br> Sharpness: 000000 |
| DC transmission amount | ClampG1 | 17 | L-0 | Measure the output signal's OIRE DC level (BRTPL V). | Brightness: <br> 0000000 <br> CONTRAST: <br> 1111111 |
|  |  |  | L-100 | Measure the output signal's OIRE DC level (DRVPH V) and 100IRE amplitude (DRVH Vp-p) and calculate ClampG $=100 \times$ ( $1+$ (DRVPH - BRTPL)/DRVH). | Brightness: <br> 0000000 <br> Contrast: <br> 1111111 <br> DCREST $=00$ <br> BLK.ST.DEF = 1 <br> WPL = 0 |
| Sharpness variable range (PAL) | Sharp32T2 |  | L-CW | With the input signal's continuous wave $=2.7 \mathrm{MHz}$, measure the output signal's continuous wave amplitude (F02S32 Vp-p). - - - <br> Calculate Sharp32T3 $=20 \mathrm{Log}$ <br> (F02S32/PEAKDC). | Filter Sys:0010 <br> Sharpness: 100000 |
| (max) | Sharp63T2 | $17$ | L-CW | With the input signal's continuous wave $=3 \mathrm{MHz}$, measure the output signal's continuous wave amplitude (F02S63 Vp-p). - - - <br> Calculate Sharp63T2 $=20 \mathrm{Log}$ <br> (F02S63/PEAKDC). | Filter Sys:0010 <br> Sharpness: 111111 |
| (min) | Sharp0T2 | 17 | L-CW | With the input signal's continuous wave $=3 \mathrm{MHz}$, measure the output signal's continuous wave amplitude (FO2SO Vp-p). Calculate Sharp0T2 = 20Log (F02S0/PEAKDC). | Filter Sys:0010 <br> Sharpness: 000000 |

Continued on next page.

LA76850

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Y gamma effective point1 | YG1 | 17 | L-100 | Measure the output amplitude ( 0 to 100 IR ) when the Y gamma is 0 (GAMO). Then set Y gamma to 1 and measure the output amplitude ( 0 to 100 IR) again (GAM1). <br> Calculate YG1 $=($ GAM1/GAM0 $) \times 100$. | $Y$ GAMMA $=1$ |
| Y gamma effective point12 | YG2 | 17 | L-100 | Measure the output amplitude ( 0 to 100 IR ) when the Y gamma is 0 (GAMO). Then set Y gamma to 2 and measure the output amplitude ( 0 to 100 IR) again (GAM2). <br> Calculate YG2 $=($ GAM2 $/ \mathrm{GAM} 0) \times 100$. | Y GAMMA $=2$ |
| Y gamma effective point1 | YG3 |  | L-100 | Measure the output amplitude ( 0 to 100 IR ) when the Y gamma is 0 (GAMO). Then set Y gamma to 3 and measure the output amplitude ( 0 to 100 IR) again (GAM3). <br> Calculate YG3 $=($ GAM3/GAM0 $) \times 100$. | Y GAMMA $=3$ |
| Horizontal/vertical blanking output level | RGBBLK | 17 | L-100 | Measure the DC level (RGBBLK V) for the output signal's blanking period. |  |
| [OSD block] |  |  |  | Bus control bit conditions: <br> Contrast $=63$, Brightness $=63$ | Contrast: 0111111 <br> Brightness: <br> 0111111 |
| OSD <br> Fast SW threshold | FSTH | 17 | $\begin{aligned} & \mathrm{L}-0 \\ & \mathrm{O}-2 \end{aligned}$ | Apply voltage to pin 15 and measure the voltage at pin 15 at the point where the output signal switches to the OSD signal. | Pin 14A: O-2 applied |
| OSD output level | OSDH | 17 | L-50 | Measure the output signal's 50IRE amplitude (CNTCB Vp-p). | $\begin{aligned} & \text { Osd cont }=0111111 \\ & \text { Digital osd }=1 \end{aligned}$ |
|  |  |  | $\begin{aligned} & \mathrm{L}-0 \\ & \mathrm{O}-2 \end{aligned}$ | Measure the OSD output amplitude (OSDHB Vp-p). <br> Calculate OSDH = $50 \times(\mathrm{OSDHB} / \mathrm{CNTCB})$ | Pin 15: 3.5V <br> Pin 14A: O-2 <br> applied |
| [Y output block] (Cutoff, drive block) |  |  |  | Bus control bit conditions: Contrast = 127 | Contrast: $1111111$ |
| Brightness control (normal) | BRT63 | 17 | L-0 | Measure the OIRE DC levels of the respective output signals of $Y$ output | Brightness: <br> 01111111 |
| Brightness control (normal-H) | BRT63H | 17 | L-0 | Measure the OIRE DC level of the output Signal of Y output (17) and assign the Measured value to BRTPC. | Brightness: <br> 0111111 <br> Sub Bias: 1111111 |
| Brightness control (max) | BRT127 | 17 | L-0 | Measure the OIRE DC level of the output Signal of Y output (17) and assign the Measured value to <br> BRTPH. <br> Calculate BRT127 = <br> 50×(BRTPH-BRTPC)/CNTHB. | Brightness: <br> 1111111 <br> Sub Bias: 1111111 |
| Brightness control (min) | BRT0 |  | L-0 | Measure the OIRE DC level of the output Signal of $Y$ output (17) and assign the Measured value to BRTPL. <br> Calculate BRTO = <br> $50 \times$ (BRTPL-BRTPC)/CNTHB. | Brightness: <br> 0000000 <br> Sub Bias: 1111111 |
| Bright control resolution | Vsiassns | $17$ | L-50 | Measure the OIRE DC levels (BTPM $V$ ) of the respective output signals of Y output (17). <br> Vbiassns $=($ BRTPH-BTPM $) / 127$ | Brightness: <br> 0000000 <br> Sub Bias: <br> 1111111 |
| Sub-bias control resolution | Vsbiassns | 17 | L-50 | Measure the OIRE DC levels (SBTPM V) of the respective output signals of Y output (17). <br> Vsbiassns $=($ BRTPCH-SBTPM $) / 127$ | Brightness: <br> 0111111 <br> Sub Bias: 0000000 |

## Deflection Block Input Signals

Unless otherwise specified, the following conditions apply when each measurement is made.

1. VIF, SIF blocks: No signal
2. C input: No. signal
3. Sync input: A horizontal/vertical composite sync signal

PAL: 43IRE, horizontal sync signal ( 15.625 kHz ) and vertical sync signal ( 50 kHz )
NTSC: $\quad$ 40IRE, horizontal sync signal ( 15.734264 kHz ) and vertical sync signal $(59.94 \mathrm{kHz})$

Note: No burst signal, chroma signal shall exist below the pedestal level.

4. Bus control conditions: Initial conditions unless otherwise specified.
5. The delay time from the rise of the horizontal output (pin 22 output) to the fall of the FBP IN (pin 23 input) is $9 \mu \mathrm{~s}$.
6. Pin 13 (vertical size correction circuit input terminal) is connected to $\mathrm{V}_{\mathrm{CC}}(5.0 \mathrm{~V})$.

Deflection Block Test Conditions

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Horizontal free-running frequency | $f \mathrm{H}$ | 22 | Y IN: <br> No signal | Connect a frequency counter to the output of pin 22 (H out) and measure the horizontal freerunning frequency. |  |
| Horizontal output pulse length | Hduty | 22 | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the voltage for the pin 22 horizontal output pulse's low-level period. |  |
| Horizontal output pulse saturation voltage | $V$ Hsat | 22 | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the voltage for the pin 22 horizontal output pulse's low-level period. |  |
| Vertical free-running period 50 (PAL) <br> Vertical free-running period 60 (NTSC) | $\begin{aligned} & \text { VFR50 } \\ & \text { VFR60 } \end{aligned}$ | $\begin{array}{\|l\|} \hline 18 \\ \hline \end{array}$ | Y IN: <br> No signal | Measure the vertical output period $T$ at pin 18 $\mathrm{T} \times 15.625 \mathrm{kHz}$ (PAL) <br> $\mathrm{T} \times 15.734 \mathrm{kHz}$ (NTSC) | CDMODE: 001 <br> (PAL) <br> CDMODE: 002 <br> (NTSC) |
| Horizontal output pulse | $\begin{aligned} & \text { HPHCEN } \\ & \text { (PAL) } \\ & \text { (NTSC) } \end{aligned}$ | 22 <br> 28 | Y IN: <br> Horizontal/ vertical sync signal PAL NTSC | Measure the delay time from to the rise of the pin 22 horizontal output pulse to the fall of the Y IN horizontal sync signal. <br> HPHCEN |  |
| Horizontal position adjustment range | HPHrange | 22 <br> 28 | Y IN: <br> Horizontal/ vertical sync signal <br> PAL | With H PHASE: 0 and 31, measure the delay time from the rise of the pin 22 horizontal output pulse to the fall of the Y IN horizontal sync signal and calculate the difference from H PHCEN. <br> Measuring | $\begin{aligned} & \text { H PHASE: } 00000 \\ & \text { H PHASE: } 11111 \end{aligned}$ |

Continued on next page.

Continued from preceding page.

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Horizontal position adjustment maximum variable width | HPHstep | $\square$ | Y IN: <br> Horizontal/ vertical sync signal PAL | With H PHASE: 0 to 31 varied, measure the delay time from to the rise of the pin 22 horizontal output pulse to the fall of the Y IN horizontal sync signal and calculate the variation at each step. Retrieve data for maximum variation. | H PHASE: 00000 to <br> H PHASE: 11111 |
| Horizontal blanking left variable range@0 | BLKLO | 22 <br> 28 | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the time T from the left end of Hsync at pin 28 Y IN to the left end of blanking at pin 17 BlueOUT with BLKL $=000$. | BLKL: 000 |
| Horizontal blanking left variable range@7 | BLKL7 | 17 <br> 28 | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the time T from the left end of Hsync at pin 28 Y IN to the left end of blanking at pin 17 BlueOUT with BLKL=111. | BLKL:111 |

Continued on next page.

LA76850
Continued from preceding page.

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Horizontal blanking right variable range@0 | BLKR0 | 17 <br> 28 | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the time T from the left end of Hsync at pin 28 Y IN to the left end of blanking at pin 17 <br> BlueOUT with BLKR $=000$. | BLKR:000 |
| Horizontal blanking right variable range@7 | BLKR7 | $\square$ | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the time T from the left end of Hsync at pin 28 Y IN to the left end of blanking at pin 17 BlueOUT with BLKR $=111$. | BLKR:111 |
| Sand castle pulse crest value H | SANDH | 23 | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the supply voltage at point H of the pin 23 FBP IN wave form for Hsync period. |  |
| Sand castle pulse crest value M1 | SANDM1 | 23 | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the supply voltage at point M1 of the pin 23 FBP IN wave form for Hsync period. |  |
| Sand castle pulse crest value L | SANDL |  | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the supply voltage at point $L$ of the pin 23 FBP IN wave form for Hsync period. |  |
| Sand castle pulse crest value M2 | SANDM2 |  | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the supply voltage at point M2 of the pin 23 FBP IN wave form for Vsync period. |  |

Continued on next page.

Continued from preceding page.

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Burst gate pulse length | BGPWD | 23 | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the BGP width $T$ of the pin 28 FBP IN wave form for Hsync period. |  |
| Burst gate pulse I phase | BGPPH |  | Y IN: <br> Horizontal/ vertical sync signal PAL | Measure the time from the left end of Hsync at pin 42 Y IN to the left end of the pin 23 FBP IN wave form for Hsync period. |  |
| Horizontal output stop voltage | Hstop | 20 <br> 22 | Y IN: <br> Horizontal/ vertical sync signal | Decrease the current from a source connected to pin 20 and measure the pin 20 voltage at which HOUT stops. |  |

Continued on next page.

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| <Vertical screen size correction> |  |  |  |  |  |
| Vertical ramp output <br> Amplitude <br> PAL@64 <br> NTSC@64 | Vspal64 <br> Vsnt64 | 18 | Y IN: <br> Horizontal/ <br> vertical sync <br> signal <br> PAL <br> NTSC | Monitor the pin 18 vertical ramp output and measure the voltage at line 24 (22:NTSC) and line 310 (262:NTSC). <br> Calculate as follows: <br> Vspal64 = Vline310-Vline24 <br> Vsnt64 = Vline262-Vline22 <br> Vertical ramp output |  |
| Vertical ramp output amplitude PAL@0 NTSC@0 | Vspal0 Vsnt0 | 18 | Y IN: <br> Horizontal/ <br> vertical sync <br> signal <br> PAL <br> NTSC | Monitor the pin 18 vertical ramp output and measure the voltage at line 24 ( $22: \mathrm{NTSC}$ ) and line 310 (262:NTSC). <br> Calculate as follows: <br> Vspal0 = Vline310-Vline24 <br> Vsnt0 = Vline262-Vline22 <br> Vertical ramp output | VSIZE: 0000000 |
| Vertical ramp output amplitude PAL@127 NTSC@127 | Vspal127 <br> Vsnt127 | $18$ | Y IN: <br> Horizontal/ <br> vertical sync <br> signal <br> PAL <br> NTSC | Monitor the pin 18 vertical ramp output and measure the voltage at line 24 (22: NTSC) and line 310 (262: NTSC). <br> Calculate as follows: <br> Vspal27 = Vline310-Vline24 <br> Vsnt127 = Vline262-Vline22 <br> Vertical ramp output | VSIZE: 1111111 |
| <High-voltage dependent vertical size correction> |  |  |  |  |  |
| Vertical size correction@0 | Vsizecomp | 18 | Y IN: <br> Horizontal/ <br> vertical sync <br> signal <br> PAL | Monitor the pin 18 vertical ramp output and measure the voltage at the line 24 and line 310 with $\mathrm{VCOMP}=000$. Calculate as follows: $\mathrm{Va}=\mathrm{Vline} 310$ - Vline24 <br> Apply 4.1 V to pin 13 and measure the voltage at the line 24 and line 310 again. Calculate as follows: Va = Vline310-Vline24 <br> Calculate as follows: <br> Vsizecomp = Vb/Va <br> Vertical ramp output | VCOMP: 000 |

Continued on next page.

LA76850

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| <Vertical screen position adjustment> |  |  |  |  |  |
| Vertical ramp DC voltage PAL@32 NTSC@32 | Vdcpal32 <br> Vdent32 | $18$ | Y IN: <br> Horizontal/ <br> vertical sync <br> signal <br> PAL <br> NTSC | Monitor the pin 18 vertical ramp output and measure the voltage at line 167. (PAL) Monitor the pin 18 vertical ramp output and measure the voltage at line 142. (NTSC) <br> Vertical ramp output |  |
| Vertical ramp DC voltage PAL@0 NTSC@0 | Vdcpalo <br> Vdent0 | 18 | Y IN: <br> Horizontal/ <br> vertical sync <br> signal <br> PAL <br> NTSC | Monitor the pin 18 vertical ramp output and measure the voltage at line 167. (PAL) Monitor the pin 18 vertical ramp output and measure the voltage at line 142. (NTSC) <br> Vertical ramp output | VDC: 000000 |
| Vertical ramp DC voltage PAL@63 NTSC@63 | Vdcpal63 <br> Vdent63 | 18 | Y IN: <br> Horizontal/ vertical sync signal PAL NTSC | Monitor the pin 18 vertical ramp output and measure the voltage at line 167. (PAL) Monitor the pin 18 vertical ramp output and measure the voltage at line 142. (NTSC) <br> Vertical ramp output | VDC: 111111 |

Continued on next page.

Continued from preceding page.

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vertical linearity@16 | Vlin16 | 18 | Y IN: <br> Horizontal/ <br> vertical sync <br> signal <br> PAL | Monitor the pin 18 vertical ramp output and measure the voltage at line 24 , line 167 and 310 . Assign the respective measured values to $\mathrm{Va}, \mathrm{Vb}$ and Vc. Calculate as follows: $\mathrm{Vlin} 16=(\mathrm{Vb}-\mathrm{Va}) /(\mathrm{Vc}-\mathrm{Vb})$ |  |
| Vertical linearity@0 | Vlin0 | 18 | Y IN: <br> Horizontal/ vertical sync signal PAL | Monitor the pin 18 vertical ramp output and measure the voltage at line 24 , line 167 and 310 . Assign the respective measured values to Va , Vb and Vc . Calculate as follows: $\mathrm{Vlin} 0=(\mathrm{Vb}-\mathrm{Va}) /(\mathrm{Vc}-\mathrm{Vb})$ | VLIN: 00000 |
| Vertical linearity@31 | Vlin31 | 18 | Y IN: <br> Horizontal/ <br> vertical sync <br> signal <br> PAL | Monitor the pin 18 vertical ramp output and measure the voltage at line 24 , line 167 and 310 . Assign the respective measured values to Va , Vb and Vc . Calculate as follows: Vlin31 = (Vb-Va)/(Vc-Vb) | VLIN: 11111 |

Continued on next page.

Continued from preceding page.

| Input signal | Symbol | Test point | Input signal | Test method | Bus conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vertical S-shaped correction @16 | VScor16 | 18 | Y IN: <br> Horizontal/ <br> vertical sync <br> signal <br> PAL | Monitor the pin 18 vertical ramp output and measure the voltage at line 36 , line 60 , line 155 , line 179, line 274 and 298. Assign the respective measured values to $\mathrm{Va}, \mathrm{Vb}, \mathrm{Vc}, \mathrm{Vd}$, Ve and Vf. Calculate as follows: VScor16 $=0.5((\mathrm{Vb}-\mathrm{Va})+(\mathrm{Vf}-\mathrm{Ve})) /(\mathrm{Vd}-\mathrm{Vc})$ <br> Line 36 | VS: 10000 |
| Vertical S-shaped correction @0 | VScor0 | 18 | Y IN: <br> Horizontal/ vertical sync signal PAL | Monitor the pin 18 vertical ramp output and measure the voltage at the line 36 , line 60 , line 155, line 179, line 274 and line 298 with VSC $=00000$. <br> Assign the respective measured values to $\mathrm{Va}, \mathrm{Vb}$, Vc, Vd, Ve and Vf. Calculate as follows: VScor0 $=0.5((\mathrm{Vb}-\mathrm{Va})+(\mathrm{Vf}-\mathrm{Ve})) /(\mathrm{Vd}-\mathrm{Vc})$ <br> Vertical ramp output Line 298 Line 179 <br> Line 36 |  |
| Vertical S-shaped correction @31 | VScor31 | 18 | Y IN: <br> Horizontal/ vertical sync signal PAL | Monitor the pin 18 vertical ramp output and measure the voltage at line 36 , line 60 , line 155 , line 179, line 274 and 298. Assign the respective measured values to $\mathrm{Va}, \mathrm{Vb}, \mathrm{Vc}, \mathrm{Vd}$, Ve and Vf. Calculate as follows: VScor16 $=0.5((\mathrm{Vb}-\mathrm{Va})+(\mathrm{Vf}-\mathrm{Ve})) /(\mathrm{Vd}-\mathrm{Vc})$ <br> Vertical ramp output Line 298 Line 179 <br> Line 36 | VSC: 11111 |

LA76850
Control Register Bit Allocation Map

| Control Register Bit Allocations (continued) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sub <br> Address | MSB |  |  |  | DATA BITS |  |  | LSB |
|  | DAO | DA1 | DA2 | DA3 | DA4 | DA5 | DA6 | DA7 |
| 00010000 | $\begin{aligned} & \text { OSD } \\ & \text { Cnt.Test } \end{aligned}$ | OSD Contrast |  |  |  |  |  |  |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 10001 | Coring Gain(W/Defeat) |  | Sharpness |  |  |  |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 10010 | * | * | * | * | * | * | * | * |
|  | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) |
| 10011 | * | * | * | * | * | * | * | * |
|  | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) |
| 10100 | * | Trap Test |  |  | Filter.Sys |  |  |  |
|  | (0) | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 10101 | Gray Mode | Cross B/W |  | * | * | * | * | * |
|  | 0 | 0 | 0 | (0) | (0) | (0) | (0) | (0) |
| 10110 | VBLK SW | FBPBLK. <br> SW <br> 1 | * | Y_APF | Pre/Over-shoot adj. |  | * | * |
|  | 0 |  | (0) | 0 | 0 | 0 | (0) | (0) |
| 10111 | Y Gamma Start |  | * | * | * | * | * | * |
|  | 0 | 0 | (0) | (0) | (0) | (0) | (0) | (0) |
| 11000 | * | * | * | * | * | * | * | * |
|  | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) |
| 11001 | Cont. <br> Test | $\begin{gathered} \text { Digital } \\ \text { OSD } \end{gathered}$ | Brt.Abl. <br> Def | Mid.Stp.Def | $\begin{array}{r} \text { RGB T } \\ \mathrm{SW} \end{array}$ | Bright.Abl.Threshold |  |  |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 11010 | * | * | * | * | * | * | * | * |
|  | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) |
| 11011 | * | * | * | * | * | * | * | * |
|  | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) |
| 11100 | * | Volume |  |  |  |  |  |  |
|  | (0) | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 11101 | OVER. <br> MOD.SW |  | RF.AGC |  |  |  |  |  |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 11110 | FM.Mute | deem.TC | VIF.Sys.SW |  | SIF.Sys.SW |  | FM.Gain | IF.AGC |
|  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 11111 | VIDEO.LEVEL |  |  | * | * | * | * | * |
|  | 1 | 0 | 0 | (0) | (0) | (0) | (0) | (0) |

(Bits are transmitted in this order.)

LA76850
Control Register Truth Table

| Register Name | 0 HEX | 1 HEX | 2 HEX | 3 HEX |
| :---: | :---: | :---: | :---: | :---: |
| T.Disable | Tset Enable | Test Disable |  |  |
| AFC gain\&gate | Auto (Gain) | Gain:Fast |  |  |
|  | Auto (Gate) | Non-Gate |  |  |
| V Reset Timing | Normal | 1/4H Shift |  |  |
| Audio.Mute | Active | Mute |  |  |
| Video.Mute | Active | Mute |  |  |
| Sync.Kill | Sync active | Sync killed |  |  |
| Vsepup | normal | Vsepup |  |  |
| V.KILL | Vrt active | Vrt killed |  |  |
| Vertical Test | Normal | Vrt S Corr | Vrt Lin | Vrt Size |
| Drive.Test | Normal | Test Mode |  |  |
| Half Tone | Min (Dark) | $\rightarrow$ | $\rightarrow$ | Max |
| Half Tone Def | Half Tone on | Half Tone off |  |  |
| Blank.Def | Blanking | No Blank |  |  |
| S.TRAP.SW | Bypass ON | Bypass OFF |  |  |
| OSD Cnt.Test | Normal | Test Mode |  |  |
| Coring Gain(w/Defeat) | Defeat | Min | $\rightarrow$ | Max |
| Color.Test | Normal | Test Mode |  |  |
| Video.SW | Internal Mode | External Mode |  |  |
| Gray Mode | Normal | Gray OSD |  |  |
| Cross B/W | Normal | Black | White | Cross |
| G-Y Angle | 240deg | 253deg |  |  |
| VBLK SW | 24H to 262H (NTSC) | 29 H to 256H (NTSC) |  |  |
|  | 25 H to 309H (PAL) | 30 H to 304H (PAL) |  |  |
| FBPBLK.SW | FBP not or | FBP or |  |  |
| Y APF | Y Trap | Y APF |  |  |
| Pre/Over-shoot adj. | Normal | +10ns | +20ns | +30ns |
| Y Gamma Start | Y Gamma off | Min | $\rightarrow$ | Max |
| Digital OSD | Analogue | Digital |  |  |
| Brt.ABL.Def | Brt ABL On | Brt ABL Off |  |  |
| Mid.Stp.Def | Mid Stp On | Mid Stp Off |  |  |
| RGB Temp SW | -1Vbe | Flat |  |  |
| OVER.MOD.(circuit)SW | circuit OFF | circuit ON |  |  |
| VOL.FIL | Normal | Filte OFF |  |  |
| FM.Mute | Active | Mute |  |  |
| de-em TC. | 50 s | $75 \mu \mathrm{~s}$ |  |  |
| VIF.Sys.SW | 38.0 MHz | 38.9 MHz | 45.75 MHz | 39.5 MHz |
| FM Gain | 50 kHz dev . | 25 kHz dev |  |  |
| IF.AGC | AGC active | AGC defeat |  |  |
| Pre/Over SW | Pre-shoot Adj. | Over-shoot Adj. |  |  |
| Hlock.Vdet | Individual Operation | Normal |  |  |
| VIDEO.LEVEL.OFFSET | direction: Minus |  |  | direction: Plus |

Control Register Truth Table
COUNT DOWN MODE

|  | $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ MODE | Standard/Non-Standard MODE |
| :---: | :---: | :---: |
| 0 HEX | Auto | Auto |
| 1 HEX | 50 Hz | Auto |
| 2 HEX | 60 Hz | Auto |
| 3 HEX | Auto | Auto |
| 4 HEX | Auto | Non-Standard |
| 5 HEX | 50 Hz | Non-Standard |
| 6 HEX | 60 Hz | Non-Standard |
| 7 HEX | Auto | Non-Standard |

Filter System

|  | Y Filter | Chroma Filter |
| :---: | :---: | :---: |
| 0 HEX | 3.58 MHz Trap | Peaked 3.58MHz BPF |
| 1 HEX | 3.58 MHz Trap | Symmetrical 3.58MHz BPF |
| 2 HEX | 4.43 MHz Trap | Peaked 4.43MHz BPF |
| 3 HEX | 4.43 MHz Trap | Symmetrical 4.43MHz BPF |
| 4 HEX | 6.0 MHz Trap | Peaked 3.58MHz BPF |
| 5 HEX | 6.0 MHz Trap | Symmetrical 3.58MHz BPF |
| 6 HEX | 6.0 MHz Trap | Peaked 4.43MHz BPF |
| 7 HEX | 6.0 MHz Trap | Symmetrical 4.43MHz BPF |
| $8-15 \mathrm{HEX}$ | 4.286 MHz Trap | Symmetrical 4.43MHz BPF |

Snd.Trap \& FM.Det

| A2.SW | SIF.Sys.SW | Snd.Trap | FM.det |
| :---: | :---: | :---: | :---: |
| 0 HEX | 0 HEX | 4.5 MHz | 4.5 MHz |
|  | 1 HEX | 5.5 MHz | 5.5 MHz |
|  | 2 HEX | 6.0 MHz | 6.0 MHz |
|  | 3 HEX | 6.5 MHz | 6.5 MHz |
| 1 HEX | 0 HEX | ----------- | ------------ |
|  | 1 HEX | 5.5 NHz | 5.74 MHz |
|  | 2 HEX | ---------- | ----------- |
|  | 3 HEX | ----------- | ----------- |

## Audio Monitor Output

| A.MONI.SW | AUDIO.SW | 1pin Output | 2pin Output |
| :---: | :---: | :---: | :---: |
| 0 HEX | 0 HEX | Internal | Internal |
|  | 1 HEX | External |  |
| 1 HEX | 0 HEX | Internal | Internal |
|  | 1 HEX | External | External <br> (before VOLUME) |

## Status Byte Truth Table

| Register | 0 HEX | 1 HEX |
| :--- | :---: | :---: |
| RF.AGC | RF.AGC.OUT $=$ "L" | RF.AGC.OUT $=$ "H" |
| IF.LOCK | IF.PLL Lock | IF.PLL Unlock |
| V.TRI | V.Triger Undetected | V.Triger Detected |
| $50 / 60$ | 50 | 60 |
| ST/NONST | Non-Standard | Standard |

Initial Conditions

| Initial Test Conditions |  |
| :--- | :--- |
| Register Name | Value |
| T.Disable | 1 HEX |
| AFC gain\&gate | 0 HEX |
| H.FREQ | 3 F HEX |
| V Reset Timing | 0 HEX |
| Audio.Mute | 0 HEX |
| Video.Mute | 0 HEX |
| H.PHASE | 10 HEX |
| Sync.Kill | 0 HEX |
| V.SIZE | 40 HEX |
| VSEPUP | 0 HEX |
| V.KILL | 0 HEX |
| V.POSI | 20 HEX |
| H BLK L | 4 HEX |
| H BLK R | 4 HEX |
| V.LIN | 10 HEX |
| V.SC | 00 HEX |
| V.TEST | 0 HEX |
| V.COMP | 7 HEX |
| COUNT.DOWN.MODE | 0 HEX |
| RGB Test 4 | 0 HEX |
| Half Tone | 1 HEX |
| Half Tone Def | 1 HEX |
| A2 SW | 0 HEX |
| Blank.Def | 0 HEX |
| Sub.Bias | 40 HEX |
| A.MONI.SW | 0 HEX |
| Bright | 40 HEX |
| S.TRAP.SW | 1 HEX |
| Contrast | 40 HEX |
| OSD Cnt.Test | 0 HEX |
|  |  |
|  |  |


| Initial Test Conditions (continued) |  |
| :---: | :---: |
| Register Name | Value |
| VBLK SW | 0 HEX |
| FBPBLK.SW | 1 HEX |
| Y_APF | 0 HEX |
| Pre/Over-shoot Adj. | 0 HEX |
| Y Gamma | 0 HEX |
| Digitsl OSD | 0 HEX |
| Brt.Abl.Def | 0 HEX |
| Mid.Stp.Def | 0 HEX |
| RGB Temp SW | 0 HEX |
| Bright.Abl.Threshold | 4 HEX |
| Volume | 00 HEX |
| OVER.MOD.SW | 0 HEX |
| VOL.FIL | 0 HEX |
| RF.AGC | 20 HEX |
| FM.Mute | 0 HEX |
| deem.TC | 0 HEX |
| VIF.Sys.SW | 1 HEX |
| SIF.Sys.SW | 1 HEX |
| FM.Gain | 0 HEX |
| IF.AGC | 0 HEX |
| VIDEO.LEVEL | 4 HEX |
| Pre/Over SW | 0 HEX |
| H lock.Vdet | 0 HEX |
| VIDEO.LEVEL.OFFSET | 1 HEX |
| IF.TEST1 | 0 HEX |
| OVER.MOD.LEVEL | 8 HEX |
| Coring Gain (w/Defeat) | 0 HEX |
| Sharpness | 00 HEX |
| Trap.Test | 4 HEX |
| Filter.Sys | 2 HEX |
| Gray Mode | 0 HEX |
| Cross B/W | 0 HEX |

LA76850
Control Register Descriptions

| Register Name | Bits | General Description |
| :---: | :---: | :---: |
| T Disable | 1 | Disable the Test SW \& enable Audio/Video Mute SW |
| AFC Gain \& gate | 1 | Select horizontal first loop gain \& H-sync gating on/off |
| H Freq. | 6 | Align ES Sample horizontal frequency |
| $\checkmark$ Reset Timing | 1 | Select Vertical Reset Timing |
| Audio Mute | 1 | Disable audio outputs |
| Video Mute | 1 | Disable video outputs |
| H PHASE | 5 | Align sync to flyback phase |
| Sync Kill | 1 | Force free-run mode |
| Vertical Size | 7 | Align vertical amplitude |
| Vsep.up | 1 | Select vertical sync. separation sensitivity |
| Vertical Kill | 1 | Disable vertical output |
| V POSI (Vertical DC) | 6 | Align vertical DC bias |
| H BLK L | 3 | H-Blanking Control (Left side of the screen) |
| H BLK R | 3 | H-Blanking Control (Right side of the screen) |
| V LIN (Vertical Linearity) | 5 | Align vertical linearity |
| Vertical S-Correction | 5 | Align vertical S-correction |
| Vertical Test | 2 | Select vertical DAC test modes |
| Vertical Size Compensation | 3 | Align vertical size compensation |
| Count Down Mode | 1 | Select vertical countdown mode |
| Half Tone | 2 | Adjust half tone DC level |
| Half Tone Defeat | 1 | Half tone defeat SW |
| A2.SW | 1 | Select 5.74MHz FM.Det |
| Blank Def | 1 | Disable RGB output blanking |
| Sub Bias | 7 | Align common RGB DC level |
| A.MONI.SW | 1 | Select FM Output/Selected Audio Output |
| Brightness Control | 7 | Customer brightness control |
| S.TRAP.SW | 1 | Select Snd Trap bypass |
| Contrast Control | 7 | Customer contrast control |
| OSD Contrast Test | 1 | Enable OSD Contrast DAC test mode |
| OSD Contrast Control | 2 | Align OSD AC level |
| Coring Gain Select (with Defeat) | 2 | Select Coring Gain (0hex: Defeat) |
| Sharpness Control | 6 | Customer sharpness control |
| Trap.Test | 3 | Trap Test |
| Filter System | 3 | Select Y/C Filter mode |
| Gray Mode | 1 | OSD Gray Tone Enable |
| Cross B/W | 2 | Service Test Mode (normal/Black/White/Cross) |
| Vertical Blanking SW | 1 | Select VBLK Period |
| FBPBLK.SW | 1 | Enable RGB Blanking or FBP |
| Y APF Enable SW | 1 | Select the frequency caracteristic of 3.58 MHzTrap . It is useful for 3.58 MHzTrap or APF |
| Pre/Over-shoot Adjustmant | 2 | Select Pre-shoot Width |
| Y Gamma Start | 2 | Enable luminance coring |
| DC Restoration Select | 2 | Select Luma DC Restoration |
| Cont Test | 1 | Enable contrast DAC test mode |
| Digital OSD SW | 1 | Select Digital/Analogue OSD |
| Bright ABL Defeat | 1 | Disable brightness ABL |
| Bright Mid Stop Defeat | 1 | Disable brightness mid stop |
| RGB Temp SW | 1 | Select temprature caracteristic of RGB Output |
| Bright ABL Threshold | 3 | Align brightness ABL threshold |
| Volume Control | 7 | Customer volume control |
| OVER.MOD.SW | 1 | Select overmodulation circuit ON/OFF |

Continued on next page.

LA76850
Continued from preceding page.

| Register Name | Bits |  |
| :--- | :---: | :--- |
| Volume Filter Defeat | 1 | Disable volume DAC filter |
| RF AGC Delay | 6 | Align RF AGC threshold |
| FM Mute | 1 | Disable FM outputs |
| de-em TC. | 1 | Select de-emphasis Time Constant |
| VIF System SW | 2 | Select 38.0/38.9/39.5/45.75 |
| SIF System SW | 2 | Select 4.5/5.5/6.0/6.5 |
| FM Gain | 1 | Select FM Output Level |
| IF AGC Defeat | 1 | Disable IF and RF AGC |
| Video Level | 3 | Align IF video level |
| FM Level | 5 | Align FM output level |
| Pre/Over SW | 1 | Select control for Pre/Over-shoot Adjustmant |
| H Lock Vdet | 1 | Select vertical sync. Operation |
| VIDEO.LEVEL.OFFSET | 2 | Align IF video level |
| IF TEST1 | 1 | Select test modes |
| OVER.MOD.LEVEL | 4 | Align overmodulation performance |

Read Status Description

| RF.AGC | $0:$ RF AGC = low, 1: RF AGC = high. See the separately provided documentation (Application Note) for details. |
| :--- | :--- |
| IF.LOCK | $0:$ IF.PLL = Locked, 1: IF.PLL = Unlocked |
| V.TRI | Returns the output of the VCD internal vertical trigger detection circuit to the bus. The state of the internal memory is updated every <br> vertical period. <br> 1HEX: Detected |
| $50 / 60$ | Returns the output of the VCD internal $50 / 60 \mathrm{~Hz}$ detection output to the bus. |
| ST/NONST | Returns to the bus whether a standard (262.5H) VCD or a nonstandard internal vertical trigger detection circuit output VCD is used. |
|  | Returns the FF output determined by the VCD internal mode in real time. <br> $1 H E X: ~ S t a n d a r d ~$ |
| H.Lock | Performs FBP and Hsync phase detection, integrates that output, and detects at a point about 40H after the HVCO locks. |
|  | Returns, in real time, the state with respect to bus reads. <br> 1 Hex: Locked |

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, of otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 2005. Specifications and information herein are subject to change without notice.

